



PURE SOUND

Building a Straight Wire to the Soul of Music

EVAL10 USER'S GUIDE





1	Introduction	2
1.	.1 Usage and Purpose	2
	1.1.1 Setup and operation	2
	1.1.2 Power Testing	2
2	EVAL10 Overview	3
3	Interface	4
3.	3.1 I2C connector, J12	4
3.	3.2 Power connector, J1	4
3.	3.3 Aux connector, J4	
3.	3.4 Analog input XLR connector, J5	
3.	3.5 Edge connector, J10	
3.	3.6 Speaker output connectors, J11 & J14	7
3.	3.7 Gain-select jumper, J6	8
4	Power Supplies	9
4	4.1 Linear Regulators	10
5	Operating Modes & Status Reporting	
5.	5.1 Mode Configuration	
	5.2 HW Mode	
	5.3 SW Model	
	Mechanical Specifications & System Considerations	
	S.1 EVAL10 Dimensions	
	S.2 Thermal Requirements	
	S.3 Mechanical Requirements	
6.	S.4 Compliance Testing	
_		
7	External Standby Switch	
7 8	External Standby SwitchRevision History	
8	Revision History	15
8 Figu	Revision History	3
8 Figu	Revision History	3 5
8 Figu Figu	Revision History	3 5 6
8 Figu Figu Figu	Revision History	
8 Figure	Revision History	
Figu Figu Figu Figu Figu Figu	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic	
Figu Figu Figu Figu Figu Figu	Revision History	
Figu Figu Figu Figu Figu Figu Figu	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection	
Figu Figu Figu Figu Figu Figu Figu	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes	
Figure Fi	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes	
Figure Fi	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes	
Figu Figu Figu Figu Figu Figu Figu Tab	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes Jure 10: Back plate mounting holes Jure 11: External Standby Switch	
Figu Figu Figu Figu Figu Figu Figu Tab	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes Jure 10: Back plate mounting holes Jure 11: External Standby Switch Jule 1: I2C connector, J12 Jule 2: Power connector, J1	
Figu Figu Figu Figu Figu Figu Figu Tab Tab	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes Jure 10: Back plate mounting holes Jure 11: External Standby Switch Jule 1: I2C connector, J12 Jule 2: Power connector, J1	
Figurian Figurian Figurian Figurian Figurian Figurian Figurian Tab	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring	
Figurian Figurian Figurian Figurian Figurian Figurian Figurian Tabata Tabata Tabata Tabata Figurian Fi	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring. Jure 3: Edge Connector pinout. Jure 4: Buffer schematic. Jure 5: Power Supplies. Jure 6: Linear Regulator Schematic. Jure 7: Mode Selection. Jure 8: Dimensions. Jure 9: Bottom-side mounting holes. Jure 10: Back plate mounting holes. Jure 11: External Standby Switch. Jure 11: External Standby Switch. Jule 2: Power connector, J12. Jule 3: Aux connector, J4. Jule 4: Analog input XLR connector, J5. Jule 5: Edge Connector, J10.	
Figurian Figurian Figurian Figurian Figurian Figurian Figurian Taban Tab	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes Jure 10: Back plate mounting holes Jure 11: External Standby Switch Jure 11: External Standby Switch Jure 12: Power connector, J1 Jule 2: Power connector, J4 Jule 3: Aux connector, J4 Jule 4: Analog input XLR connector, J5 Jule 5: Edge Connector, J10 Jule 6: Speaker output connectors, J11 & J14	
Figure Fi	Revision History	
Figure Fi	Revision History Jure 1: EVAL10 Overview Jure 2: XLR to RCA wiring Jure 3: Edge Connector pinout Jure 4: Buffer schematic Jure 5: Power Supplies Jure 6: Linear Regulator Schematic Jure 7: Mode Selection Jure 8: Dimensions Jure 9: Bottom-side mounting holes Jure 10: Back plate mounting holes Jure 11: External Standby Switch Jole 1: I2C connector, J12 Jole 2: Power connector, J4 Jole 3: Aux connector, J4 Jole 4: Analog input XLR connector, J5 Jole 5: Edge Connector, J10 Jole 6: Speaker output connectors, J11 & J14 Jole 7: Gain jumper, J6 Jole 8: Recommended Supply Voltages	
Figurian Fig	Revision History	



1 Introduction

This document describes the operation, function and usage of the EVAL10 evaluation kit ("EVM") consisting of one 1ET7040SA amplifier modules and one FE07 deluxe mono front-end module.

1.1 Usage and Purpose

The EVM is provided for engineering evaluation and laboratory test purposes only. Great care should be taken when handling the EVM, especially when connected to power supplies and loads. Observe the voltage and power ratings and apply suitable precautions to protect the operator from electrical hazards.

Also note that the EVM is provided as an unshielded PCB assembly and should be protected from ESD as well as mechanical stress.

1.1.1 Setup and operation

- 1. Plug 1ET7040SA module into the Front-End Board (FE07)
- 2. Place EVM on a flat surface. Note that the amplifier base plate is connected to GND and should be attached to an external heatsink, e.g., a larger aluminum plate, for extended high power testing.
- 3. Connect external laboratory power supplies (or other suitable PSU's) to FE07 (refer to section 4)
- 4. Connect audio input and speaker (or other suitable loads/test equipment)
 One red LED's will light up when all supply voltages are within operational range.
- 5. It is recommended to disable operation (jumper) and turn off all power supplies when module is not in use


1.1.2 Power Testing

The amplifier module is protected from overheating via individual thermal protection systems that monitor the temperature of the aluminium base plate. The aluminium plate provides limited cooling, likely adequate for full-power music as well as typical test sweeps etc., However, continuous high-power operation requires additional cooling.

sales@purifi-audio.com PURIFI Information (1.00) Oct 2025



2 EVAL10 Overview



<u>sales@purifi-audio.com</u> PURIFI Information (1.00) Oct 2025



3 Interface

3.1 I2C connector, J12



Pin	Signal	Rating	1/0	Description
1	PSUDIS		0	PSU off control signal (SW Mode), or
	/AMPON		- 1	Amplifier Disable (HW Mode) – pull low to enable Amp.
2	GND		-	Ground
7	SCL			I2C clock (SW Mode), or
S	/FATAL		0	Amplifier "error/fail" (HW Mode) – signal goes low on error
1.	SDA		I	I2C Data (SW Mode), or
4	READY		0	Amplifier Ready (HW Mode) – "all good for operation" when high

Table 1: I2C connector, J12

Note: HW mode is enabled by default. For mode configuration see section 5.1.

Connector type: Molex: 0022232042.

3.2 Power connector, J1



Pin	Signal	Rating	1/0	Description
1	VDR		Р	Gate Drive Supply, referenced to -VP
2	+VP		Р	Power Stage Supply, positive rail
3,6	GND		-	Ground
4,5	-VP		Р	Power Stage Supply, negative rail

Table 2: Power connector, J1

Connector type equivalent: JST: B06P-VL.

Matching cable part: JST: VLP-06V.

3.3 Aux connector, J4



Pin	Signal	Rating	1/0	Description
1	PSUDIS		0	PSU off control signal (SW Mode), or
I	/AMPON			Amplifier Disable (HW Mode) – pull low to enable Amp
0	SDA		- 1	I2C Data (SW Mode), or
Z	READY		0	Amplifier Ready (HW Mode) – "all good for operation" when high
7	SCL			I2C clock (SW Mode), or
3	/FATAL		0	Amplifier "error/fail" (HW Mode) – signal goes low on error
4	+VSBY		Р	5V feed-through from external PSU
5	+VUNREG		Р	Voltage regulator input, positive rail
6	GND		-	Ground
7	-VUNREG		Р	Voltage regulator input, negative rail

Table 3: Aux connector, J4

Connector type: JST: B7B-EH-A(LF)(SN).

Matching cable part: JST: EHR-7.



3.4 Analog input XLR connector, J5



Pin	Signal	Rating	1/0	Description
1	GND		-	Ground
2	IN+		- 1	Analog input, positive
3	IN-		- 1	Analog input, negative

Table 4: Analog input XLR connector, J5

Connector type: Neutrik NC3FAH2.

If a single-ended input is required, connect GND and IN- to the negative analog input. It is recommended to make this connection at the source end.




Figure 2: XLR to RCA wiring



3.5 Edge connector, J10



Pin	Signal	Rating	1/0	Description
Power Supplies	<u> </u>			
1,2, 3, 4, 7	+VP		Р	Power Stage Supply, positive rail
5, 6, 8, 9, 11, 12,				
37, 40, 41, 43, 46, 49, 52	GND		-	Ground
10, 13, 14, 15, 16	-VP		Р	Power Stage Supply, negative rail
17	VDR		Р	Gate Drive Supply, referenced to -VP
18	+VSBY		Р	(optional use) External Voltage supply to amplifier module's 5V regulator
38	-VOP		Р	OPAMPs, negative rail
39	+VOP		Р	OPAMPs, positive rail
I/0's				
19, 20, 21,				
22, 23, 24, 25,	OUT-		0	Speaker Output, negative (internally connected to GND)
26, 27 28, 29, 30,				
31, 32, 33, 34,	OUT+		0	Speaker Output, positive
35, 36	0011		U	Speaker Output, positive
42, 50, 51	NC		-	Not connected
44	IN+			Analog Input, positive
45	IN-			Analog Input, negative
47	HS/ADDR			Mode/I2C Address Selection; set by one 1% resistor.
/ 0	PSUDIS		0	PSU off control signal (SW Mode), or
48	/AMPON			Amplifier Disable (HW Mode) – pull low to enable Amp
53	SDA			I2C Data (SW Mode), or
50	READY		0	Amplifier Ready (HW Mode) – "all good for operation" when high
54	SCL			I2C clock (SW Mode), or
54	/FATAL		0	Amplifier "error/fail" (HW Mode) – signal goes low on error

Table 5: Edge Connector, J10

Connector type: Samtec: SSW-118-02-T-T-RA

1	4	7	10	13	16	19	22	25	28	31	34	37	40	43	46	49	52
+VP	+VP	+VP	-VP	-VP	-VP	OUT-	OUT-	OUT-	OUT+	OUT+	OUT+	GND	GND	GND	GND	GND	GND
2	5	8	11	14	17	20	23	26	29	32	35	38	41	44	47	50	53
+VP	GND	GND	GND	-VP	VDR	OUT-	OUT-	OUT-	OUT+	0UT+	OUT+	-VOP	GND	IN+	ADDR	NC	SDA
3	6	9	12	15	18	21	24	27	30	33	36	39	42	45	48	51	54
+VP	GND	GND	GND	-VP	+VSBY	OUT-	OUT-	OUT-	OUT+	OUT+	OUT+	+VOP	NC	IN-	/AMPON	NC	SCL

Figure 3: Edge Connector pinout



3.6 Speaker output connectors, J11 & J14



	Pin	Signal	Rating	1/0	Description
I	J11	+TUO		0	Speaker output, positive
Ī	J14	OUT-		0	Speaker output, negative

Table 6: Speaker output connectors, J11 & J14

Connector: High current banana socket: Deltron: 571-0100(Black), 571-0500(Red)

<u>sales@purifi-audio.com</u> PURIFI Information (1.00) Oct 2025



3.7 Gain-select jumper, J6



FE07 includes a pre-gain stage with four selectable settings. The gain can be set by placing jumpers as shown below:

Description	Gain 1(lowest)	Gain 2	Gain 3	Gain 4 (highest)
Front-End gain	3 dB	11.6 dB	13.7 dB	17.2 dB
Total EVM gain	16 dB	24.6 dB	26.7 dB	30.2 dB
Jumper setting	• •		.	

Table 7: Gain jumper, J6

The pre-gain stage uses PURIFI's discrete op-amp **JFA1**, configured as balanced/single-ended to balanced gain stage as shown below:




Figure 4: Buffer schematic

D4

D3

R13 C2 R19 R20

R10 R5

Differential input impedance is 94.0 kohm.

R14 R15 R16



4 Power Supplies

The figure below shows the required power supplies and how to connect these to FE07:




Figure 5: Power Supplies

All supplies levels should be cross-checked with the Recommended Operation Conditions as specified in the respective amplifier module data sheet.

Recommended supply voltages for EVAL10 (please also refer to the 1ET7040SA Data Sheet):

	Parameter	Min	Тур	Max	Unit
Power Supp	blies				
+VP	Power Stage, positive rail voltage	35	70	73.5	V
-VP	Power Stage, negative rail voltage	-73.5	-70	-35	V
VDR	Gate Drive, voltage (must be referenced to -VP)	13.6	15	16.5	V
+VUNREG	OPAMPs, positive rail voltage	16.4	18	25	V
-VUNREG	OPAMPs, negative rail voltage	-25	-18	-16.4	V


Table 8: Recommended Supply Voltages

<u>sales@purifi-audio.com</u> PURIFI Information (1.00) Oct 2025



4.1 Linear Regulators

FE07 includes two low-noise, low-impedance discrete linear regulators for the OPAMP's negative and positive supply voltages, +Vop & -Vop. The schematic is shown here below:






Figure 6: Linear Regulator Schematic



5 Operating Modes & Status Reporting

5.1 Mode Configuration

The EVAL10 can operate in two modes:

- 1. HW Mode: all control and status via pins (HW interface) DEFAULT CONFIGUTATION
- 2. SW Mode: enables control and status via I2C interface

FE07 is configured for HW Mode by default. To reconfigure for SW Mode, at bit of soldering is required, see Table 9 and Figure 7:

FP	Channel	Description	HW Mode	SW Mode
R1	1	Mode Selection	Open	0Ω shunt
R2	1	I2C Address Selection	Open	Refer to data sheet

Table 9 Mode Selection



Figure 7: Mode Selection

5.2 HW Mode

The amplifier module is controlled via J4 which is connected to amplifier control signal /AMPON. /AMPON is also made available on connector J12 and can be controlled via external source.

Amplifier status is signaled via READY and /FATAL:

READY signal is connected to an LED on FE07.

/FATAL signal is pinned out on connectors: J12 and J4.

5.3 SW Model

The main feature of the SW Mode is access via I2C to status and control information. The I2C register map can be found in the amplifier data sheet.

12C is accessed via SCL, SDA on connectors J12 and J4.

The I2C address can be programmed via value of resistors R2 on FE07. Refer to the **Mode Selection via HS/ADR** table in the amplifier data sheet for information on resistor value vs. I2C address.

<u>sales@purifi-audio.com</u> PURIFI Information (1.00) Oct 2025



6 Mechanical Specifications & System Considerations

6.1 EVAL10 Dimensions




Figure 8: Dimensions






Figure 9: Bottom-side mounting holes




Figure 10: Back plate mounting holes

Note: Dimensions from bottom mounting plate include the 8mm standoff.



6.2 Thermal Requirements

While 1ET7040SA has very low idle losses and high overall efficiency, adequate cooling is essential for sustained power delivery. Careful consideration must be given to design the thermal system to achieve desired power specifications.

It is recommended to mount the module on a heatsink, e.g., an adequately designed aluminum chassis.

6.3 Mechanical Requirements

Related to mechanical robustness of the end application: It is the reasonability of the system integrator to specify process, materials, locations, etc. for e.g., gluing of critical components which may be required and to prove/document short- and long-term performance and reliability. The system integrator must ensure integrity of mounting methods and materials used related to fixation of the module. It is recommended to thoroughly test the final product for robustness against, e.g., shock and vibration.

6.4 Compliance Testing

1ET7040SA is designed with considerations for compliance of the end application. However, it is the responsibility of the system integrator to ensure any form of design-for-compliance and associated testing/certification which may be required.

sales@purifi-audio.com PURIFI Information (1.00) Oct 2025 14



7 External Standby Switch

Standby is controlled by the /AMPON signal, which is available on J12 pin 1. J12 also includes a GND pin, allowing an external standby switch to be implemented by connecting a switch between pin 1 and pin 2 and removing the jumper from J12.

An ON/OFF indicator can be implemented by connecting an LED with a 680-ohm resistor between J12 pin 4 and J12 pin 2.

A wiring diagram example is shown below:




Figure 11: External Standby Switch

8 Revision History

Rev	Date	Description	ID
(1.0)	2025-10-31	First release	AJA
	_		

Table 10: Revision History





1 EVM Use Restrictions and Warnings:

1.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS. 1.2 User must read and apply the user quide and other available documentation provided by PURIFI ApS regarding the EVM prior to handling or using the EVM. 1.3 Safety-Related Warnings and Restrictions: 1.3.1 User shall operate the EVM within PURIFI ApS's recommended specifications and environmental considerations stated in the specification or other available documentation provided by PURIFI APS, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM documentation prior to connecting any load to the EVM output. During normal operation, even with the inputs and outputs are kept within the specified allowable ranges, some circuit components may have elevated case temperatures. When working with the EVM, please be aware that the EVM may become very warm. If there is uncertainty as to the ratings and specifications, please contact PURIFI ApS prior to connecting interface electronics including input power and intended loads. 1.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees. 1.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

- 2. Accuracy of Information: To the extent PURIFI ApS provides information on function of EVMs, PURIFI ApS attempts to be as accurate as possible. However, PURIFI ApS does not warrant the accuracy of EVM descriptions or other information on its websites as accurate, complete, reliable, current, or error-free.
- 3. Disclaimers: 3.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN EVM MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS". PURIFI APS DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, REGARDING TO E.G. BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. 3.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF PURIFI APS, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.
- 4. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD PURIFI APS, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR LAW OF TORT, CONTRACT OR ANY OTHER LAW, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
- 5. Limitations on Damages and Liability: 5.1 General Limitations. IN NO EVENT SHALL PURIFI APS BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS AND CONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER PURIFI APS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST PURIFI APS MORE THAN ONE YEAR AFTER THE RELATED INCIDENCE HAS OCCURRED.
- 5.2 Specific Limitations. IN NO EVENT SHALL PURIFI APS'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY PURIFI APS EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO PURIFI APS FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 6. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of Denmark, excluding Denmark's conflict-of-law rules, leading to the use of other law than the laws of Denmark. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within the courts of Denmark and consents to venue in Copenhagen, Denmark. Notwithstanding the foregoing, any judgment may be enforced in Danish court, and PURIFI ApS may seek injunctive relief in Denmark or foreign countries.

sales@purifi-audio.com PURIFI Information (1.00) Oct 2025 16